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Abstract 
We study the impact of the residual surface morphology resulting from rear side wet chemical polishing of initially 
random pyramid textured surfaces on large area industrial rear surface thermal oxide passivated Cz Si solar cells. Cell 
parameters for three different surfaces (low, medium and high removal of Si) and a fully textured rear surface as 
reference are presented for solar cells with rear sides metallized either by physical vapour deposition or by screen 
printing technique. For both metallization schemes a flattened surface clearly results in higher values for open circuit 
voltage and short circuit current density and thus also cell efficiency. Median efficiencies up to 19.4 % (239 cm², as 
processed) and stabilized peak efficiency of 19.3 % (confirmed by Fraunhofer ISE CalLab) are reached. Carrier 
lifetime and quantum efficiency measurements confirm that the rear surface recombination and injection dependence 
strongly reduces for flattened surfaces, which is attributed to changes in crystal orientation and reduced surface area.  
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1. Introduction 
Currently, Passivated Emitter and Rear Cell (PERC) structures, as introduced by Blakers [1], are 
entering production and recently several cell and module record efficiencies were reported [2-4]. 
Typically features for PERC devices are a passivated and planar rear surface. One possible and 
industrially feasible way to achieve a planar rear surface is single side wet chemical polishing of the 
initially textured rear side [5-7]. The aim of this work is to investigate the impact of the residual surface 
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morphology, remaining after chemical polishing of random pyramid textured surfaces, on the solar cell 
device properties. Special focus is set on different metallization schemes of the rear side, injection 
dependent surface recombination of thermal oxide passivated surfaces and the comparison between 
thermal oxide and aluminum oxide passivation. 
2. Experimental 
This work applies the “Thermal Oxide Passivated All Sides” (TOPAS) solar cell structure, as 
introduced in Ref. [8]. Figure 1 shows the used TOPAS process sequence. A schematically view of the 
solar cell structure is presented in Figure 2. All fabrication steps are performed in the industrial type 
Fraunhofer ISE pilot line PV-TEC [9], with exception of the wet chemically single side inline polishing 
process which is provided by RENA GmbH. Boron doped (p-type), Czochralsky (Cz) grown, (100) 
orientated 156 mm sized Si-wafers with a resistivity of ~2.5 Ωcm and an initial thickness of ~200 μm 
serve as starting material. After an alkaline texturing of the wafers, single side wet chemical polishing, 
using an inline process provided by RENA GmbH, partly removes the random pyramid texture on one 
side of the wafers. This process is adjusted to a low, a medium and a high etch back of silicon. A fourth 
group without etch back (no removal, fully textured rear surface) serves as a reference. Confocal 
microscopy enables the examination of the residual surface roughness remaining after single side etching.  
In this work, we use two different technologies for applying the rear Al metallization: physical vapour 
deposition (PVD) and screen printing (SP) of Al-Paste. The rear surface passivation scheme differs 
slightly for both metallization approaches, but is based on a thin thermally grown oxide film in both cases 
with a PECVD (Plasma Enhanced Chemical Vapour Deposition) capping adapted to the chosen 
metallization. A single screen printing step of Ag-paste forms the front side metallization. The cells 
metallized by SP feature solder pads to enable module connection. After fast firing, laser fired contacts 
(LFC) [10] locally connect the rear side Al with the p-type base. The final annealing step under forming 
gas atmosphere (FGA) is performed in an industrial inline system with high throughput [11].  
We also process one group with medium etch back of silicon and screen printing metallization on the 
rear side which features a PECVD aluminum oxide (AlOx) passivation [12] on the rear side instead of the 
thermal SiO2 passivation. The front side of this group is similar to the other groups. The process flow 
shown in Figure 1 has to be slightly adapted for this group.  
 
  
Figure 2: Schematic cross-section of the TOPAS cell structure 
 
Fig. 1. TOPAS process sequence used for the fabrication of the 
presented PERC devices 
Fig. 3. Schematic cross-section of the lifetime test structure 
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Symmetrical (surface roughness, passivation and metallization) lifetime test structures are processed in 
parallel to the solar cells. A schematically view of those samples is presented in Figure 3. Before 
measuring the effective lifetime τeff by quasi steady state photoconductance (QSSPC) [13], wet 
chemically etching removes the metallization. We calculate the effective surface recombination velocity 
(SRV) according to Sproul et al. [14], using the intrinsic Auger limited bulk lifetime τbulk according to 
Kerr and Cuevas [15], a diffusion coefficient D = 27.09 cm²s–1 and the measured wafer thickness W: 
 
               (1) 
3. Results 
Figure 4 presents confocal microscope images of the rear surface resulting from the different etch back 
processes. Apparently, the surface becomes smother the more silicon is removed. However, it seems more 
meaningful to use parameters that describe the resulting surface rather than the amount of Si removed by 
the etching process. Here, we use the surface enlargement factor fS = AeS / ApS, where AeS is the effective 
surface area and ApS is the macroscopic base area, both determined by confocal microscopy. The 
resolution of the confocal microscope is 150 nm. The corresponding fS values are indicated in Figure 4. 
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Fig. 4. Confocal microscope images of the rear surface as textured and after different removals of Si by wet chemical etching. The 
corresponding surface enlargement factor fS is also indicated 
 
The IV-results of the 239 cm² large solar cells metallized by PVD and SP are listed in Table 1 and 
show the median values (optimized contact firing profile) of the IV parameters extracted from an 
industrial cell tester after processing. For each metallization, the IV parameters of the best cell stabilized 
by 24 hours of illumination at approximately 0.6 suns are also listed. After this degradation, the best cells 
still reach peak efficiencies of 19.3 % (SP) and 19.2 % (PVD) (confirmed by Fraunhofer ISE CalLab). 
Looking at the IV-parameters and comparing the two different rear side metallization techniques – 
PVD and SP – we observe slightly higher JSC values for the screen printed cells, which we attribute to a 
thicker rear side dielectric capping (confirmed by increased escape reflection for SP cells compared to 
PVD cells). Slightly higher FF values for the PVD cells are observed, which we attribute to full area rear 
side metallization (no edge tolerance), which can be realized by using PVD, and also a higher lateral 
conductance of the PVD-Al layer compared to the printed Al-paste. The VOC values and the conversion 
efficiencies are on a similar level for both metallization schemes. An exception is the textured rear side. 
Here, VOC is clearly lower for the screen printed cells than for the evaporated cells. An IV-measurement 
before LFC-processing reveals a stronger damage of the passivation induced by the screen printing paste 
(fire through) for the textured surface than for the smoother surfaces. Concerning the impact of the rear 
surface morphology (indicated by fS) on device performance, we observe the same trends independently 
of the chosen rear side metallization: With decreasing surface roughness (lower fS) the short circuit 
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current density JSC (with exception to the cells with 8 μm Si removal and PVD metallization, which 
exhibit a non-optimum front side metallization that results in higher JSC and lower FF-values) and the 
open circuit voltage VOC increases (as previously observed in Ref. [8]) 
 
Table 1. Surface enlargement factor fS extracted from confocal microscopy measurements, the median values of the IV parameters 
of the best firing group in dependence of the Si removal for both metallization approaches and the best cell of each metallization 
scheme after degradation for 24 hours under illumination of approximately 0.6 suns. The total cell area is ~ 239 cm2 
 
Si removal (# cells) Metallization Passivation fS Voc  
(mV) 
Jsc  
(mA/cm2) 
FF  
(%) 
pFF  
(%) K  (%) 
as textured (6) SP SiO2 1.64 618 36.9 75.4 80.3 17.2* 
low removal (5) SP SiO2 1.24 646 38.5 74.9 82.2 18.6* 
medium removal (5) SP SiO2 1.14 646 38.7 76.2 82.6 19.0* 
medium removal (7) SP AlOx 1.14 644 38.7 76.0 82.3 19.0* 
high removal (6) SP SiO2 1.03 649 39.0 76.7 82.8 19.4* 
as textured (10) PVD SiO2 1.64 636 37.8 75.9 80.6 18.4* 
low removal (7) PVD SiO2 1.24 641 38.3 76.5 81.8 18.8* 
medium removal (7) PVD SiO2 1.14 644 39.0† 76.2 82.3 19.1* 
high removal (7) PVD SiO2 1.03 648 38.7 77.0 82.6 19.4* 
Best cell, stabilized SP SiO2 1.03 646 38.6 77.2  19.3** 
Best cell, stabilized PVD SiO2 1.14 643 38.5 77.4  19.2** 
*measured on an industrial cell tester after processing 
**confirmed by Fraunhofer CalLab 
†reduced shading 
 
Figure 5 shows the internal quantum efficiency (IQE) averaged over three cells metallized by SP for 
each surface morphology. Table 2 presents the extracted effective diffusion length Leff [16] and the 
effective surface recombination velocity (SRV) Spass, calculated by using equation (1) from QSSPC 
measurements on parallel processed carrier lifetime samples. The results of the IQE analysis (Figure 5 
and Table 2) demonstrate that the observed increase in VOC for smother surfaces is related to an improved 
rear surface passivation. The determined SRV support the IQE results (see Table 2): The smother the 
surface, the lower the SRV. The observed dependence of surface passivation on surface morphology is 
explained by two major effects: Firstly, a reduced total surface area leads to reduced surface 
recombination, and secondly the SRV of thermal oxide passivated silicon depends on crystal orientation, 
as observed e.g. in [17, 18]. For the PVD metallized cells a prolonged FGA at higher temperatures can 
reduce the total Spass level as well as the impact of the surface morphology on Spass (see Ref. [19]). 
We also fabricate two groups of solar cells with a comparable rear side roughness (fS = 1.14), SP 
metallization and different rear side passivations – AlOx and thermal SiO2, but with identical PECVD 
capping layers. The IV-parameters, listed in Table 1, reveal similar values for the conversion efficiency, 
FF, JSC and VOC for both passiviations and only slightly different Spass values (see Table 2) are detected. 
Thus AlOx and thermal SiO2 passivation yields equivalent results. The IQE measurements reveal a 
slightly higher IQE curve for the AlOx passivated solar cells (see Figure 5) and an explicit higher Leff 
value (see Table 2), but no impact on pseudo fill factor pFF and VOC is detected (see Table 1). The higher 
Leff values are assigned to an injection dependent surface passivation of the thermal oxide, where Spass is 
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known to increase in low injection [18]. This effect is illustrated by Figure 6, where the IQE measured at 
1000 nm wavelength for different bias illuminations is presented. Above an illumination of 0.01 suns the 
AlOx passivated and the thermal SiO2 passivated solar cells with fS = 1.14 are quite stable, but below an 
illumination of 0.01 suns the AlOx passivation remains above 92 % quantum efficiency, whereas the IQE 
for the thermal SiO2 passivation is decreased. An impact of the remaining surface roughness (indicated by 
the surface enlargement factor fS) on the IQE under weak illumination is also detectable: The higher the 
surface enlargement (high fS) the stronger the injection dependency of the thermal SiO2 passivation. This 
effect is assigned to a combination of the injection level and surface morphology dependent surface 
passivation characteristics of thermal oxide films [17, 18]. A more detailed analysis of this injection 
dependency is presented in Ref. [19]. Strong injection dependence for as textured and weakly etched 
(fS > 1.2) surfaces also significantly reduces pFF (see Table 1). 
  
Fig. 5. Global differential IQE at 0.15 suns, averaged for 3 cells 
out of each group of surface removal (SP metallization) 
Fig. 6. Bias illumination dependent IQE at a wavelength of 
1000 nm for different Si removals (SP metallization) 
 
Table 2. Surface enlargement factor fS, average effective diffusion length Leff extracted from IQE for three cells, and effective 
surface recombination velocity Spass extracted from QSSPC at a minority carrier density of 5*1014 cm-3 on 1 Ωcm FZ Si 
 
Removed Si Passivation fS Leff  
(μm) 
Spass 
(cm/s) 
as textured SiO2 1.64 255 ± 6 2241 
low removal SiO2 1.24 1118 ± 44 197 
medium removal SiO2 1.14 1271 ± 318 164 
medium removal AlOx 1.14 2028 ± 232 127 
high removal SiO2 1.03 2887 ± 358 24 
4. Summary 
In this work we show the beneficial impact of inline rear side wet chemical polishing of initially 
random pyramid textured surfaces on cell performance of large area industrial rear surface passivated Cz 
Si solar cells either metallized by physical vapour deposition or screen printing. Independently of the 
chosen metallization scheme a flattened surface clearly results in higher values for open circuit voltage 
and short circuit current density. Median efficiencies up to 19.4 % after processing and maximum 
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efficiencies of 19.3 % after degradation (24 hours, ~0.6 suns) are presented. Carrier lifetime and quantum 
efficiency measurements confirm that the rear surface recombination is strongly reduced for flattened 
surfaces, which is attributed to changes in crystal orientation and reduced surface area. To achieve low 
rear surface recombination velocities a surface enlargement below 1.1 is recommended. A comparison 
between thermal oxide and aluminum oxide passivated solar cells reveals similar conversion efficiencies 
and surface passivation quality, but different injection dependencies.  
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